🎁 Get Your Free Engineering Interview Toolkit

Academy→Semiconductor→Cleanroom — Controlled Manufacturing Environment

Beginner5 min read

Cleanroom — Controlled Manufacturing Environment

A cleanroom is a controlled environment where airborne particulate contamination is regulated to defined levels specified by ISO 14644 classifications (ISO 1–9, with ISO 1 being the cleanest). Modern semiconductor fabs operate at ISO 1–3 class cleanrooms to prevent nanometre-scale contamination from destroying wafer yield.

Why companies use it

  • ·A single particle larger than the critical dimension of a transistor can cause a fatal defect — cleanrooms prevent this
  • ·Required by semiconductor, medical device, pharmaceutical, and precision optics manufacturing
  • ·ISO 14644 certification demonstrates contamination control capability to customers and regulators
  • ·Particle control also requires control of electrostatic discharge (ESD), chemicals, and vibration — the cleanroom integrates all these

What hiring managers look for

  • ·Anyone working in semiconductor process engineering must understand cleanroom protocols to avoid being a contamination source
  • ·Process engineers are expected to diagnose yield excursions linked to cleanroom contamination events
  • ·Equipment engineers in semiconductor must design tools that do not themselves introduce contamination
  • ·Understanding cleanroom classification, gowning requirements, and contamination monitoring shows readiness to work in the environment

Typical interview questions

Q1

What does ISO 14644 Class 5 mean in terms of particle counts per cubic metre?

Q2

How does HEPA filtration work to maintain cleanroom air quality?

Q3

What is a "cleanroom excursion" and how would you investigate one?

Q4

What is the difference between cleanroom classification and cleanroom monitoring?

Q5

What contamination sources exist within a cleanroom and how are they controlled?

Common mistakes

  • ·Treating cleanroom gowning as bureaucratic procedure rather than a contamination control engineering measure — every gowning breach is a yield risk
  • ·Confusing ISO class with the older US Federal Standard 209E class (Class 10 ≈ ISO 4)
  • ·Monitoring only particle counts and ignoring other contamination sources: outgassing, chemical cross-contamination, and electrostatic discharge
  • ·Not updating the monitoring plan when new equipment or processes are introduced — every new source of contamination needs to be characterised
  • ·Assuming that a cleanroom of a given classification is uniformly clean — local contamination near high-particle tools can significantly exceed the room average

Real engineering example

A semiconductor fab experienced a sudden yield drop on a specific metal deposition layer. Root cause analysis identified that a faulty fan filter unit (FFU) in one bay was operating at 60% of rated airflow. This reduced positive pressure in that bay, allowing unfiltered air infiltration during door openings. Particle counts in the wafer passivation zone exceeded ISO 5 limits by 40× during peak activity hours. Replacing the FFU and implementing pressure differential monitoring restored yield within two processing runs.
Topics covered
cleanroomISO 14644contaminationsemiconductorHEPAyieldparticle control

Related interview guides

Process Engineer Semiconductor →Ic Design Engineer →Manufacturing Engineer →

Related topics

Lithography — Patterning at the Nanoscale
7 min · Advanced
→
ALD — Atomic Layer Deposition
6 min · Advanced
→
PECVD — Plasma-Enhanced Chemical Vapour Deposition
5 min · Advanced
→
PVD — Physical Vapour Deposition
5 min · Advanced
→
Semiconductor Yield — From Wafer to Working Die
6 min · Intermediate
→

More in Semiconductor

Lithography — Patterning at the Nanoscale7 minALD — Atomic Layer Deposition6 minPECVD — Plasma-Enhanced Chemical Vapour Deposition5 minPVD — Physical Vapour Deposition5 minSemiconductor Yield — From Wafer to Working Die6 min
View all Semiconductor topics →

Preparing for an interview?

Browse our role-specific interview guides written by engineers who know what hiring managers at ASML, NXP, and Philips look for.

Browse Interview Guides →